651
edits
mNo edit summary |
mNo edit summary |
||
Line 21: | Line 21: | ||
This combined {{overline|IORQ}}+A0 signal is connected to Lower Pin 13 and is referred to as {{overline|IORQULA}} or sometimes {{overline|IORQGE}}. | This combined {{overline|IORQ}}+A0 signal is connected to Lower Pin 13 and is referred to as {{overline|IORQULA}} or sometimes {{overline|IORQGE}}. | ||
Some peripherals<sup>[Which?]</sup> use this as an input to inhibit the ULA {{overline|IOREQ | Some peripherals<sup>[Which?]</sup> use this as an input to inhibit the ULA {{overline|IOREQ}} even when A0 is low thereby allowing the use of even numbered ports. | ||
====Key Slot==== | ====Key Slot==== |