ZX Spectrum 16K/48K edge connector: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
m (→CPU Clock) |
||
Line 71: | Line 71: | ||
====CPU Clock==== | ====CPU Clock==== | ||
The !CK signal, sometimes referred to as PHICPU is available on Lower Pin 8. This clock signal is generated by the ULA and is interrupted during contended memory access. This clock signal is inverted by a transistor switch to provide a clean clock edge for the Z80. | The !CK signal, sometimes referred to as PHICPU is available on Lower Pin 8. This clock signal is generated by the ULA and is interrupted during [[contended memory]] access. This clock signal is inverted by a transistor switch to provide a clean clock edge for the Z80. | ||
====Key Slot==== | ====Key Slot==== |