ZX Spectrum 16K/48K edge connector: Difference between revisions

From Sinclair Wiki
Jump to navigation Jump to search
mNo edit summary
(recat)
 
(19 intermediate revisions by 2 users not shown)
Line 1: Line 1:
<!-- floating div element for edge connector table -->
{{Template:Spectrum edge connector|A15|A13|D7|NC|[[#Key Slot|SLOT]]|D0|D1|D2|D6|D5|D3|D4|{{overline|INT}}|{{overline|NMI}}|{{overline|HALT}}|{{overline|MREQ}}|{{overline|IORQ}}|{{overline|RD}}|{{overline|WR}}|[[#Power|−5{{small|V}}]]|{{overline|WAIT}}|[[#Power|+12{{small|V}}]]|[[#Power|12{{small|V}} AC]]|{{overline|M1}}|[[#RFSH|{{overline|RFSH}}]]|A8|A10|NC|A14|A12|[[#Power|+5{{small|V}}]]|[[#Power|+9{{small|V}}]]|[[#Key Slot|SLOT]]|0{{small|V}}|0{{small|V}}|[[#CPU Clock|{{overline|CK}}]]|A0|A1|A2|A3|[[#IO Request Signals|{{overline|IORQULA}}]]|0{{small|V}}|[[#Video Outputs|VIDEO]]|[[#Video Outputs|{{overline|Y}}]]|[[#Video Outputs|V]]|[[#Video Outputs|U]]|{{overline|BUSRQ}}|{{overline|RESET}}|A7|A6|A5|A4|{{overline|ROMCS}}|{{overline|BUSACK}}|A9|A11}}
<!-- Please keep this at beginning of article -->
<div style="float:right; padding-left:1em">
{| border="1" style="text-align:center;"
!!!Lower!!Upper!!
|-
|A14||1||1||A15
|-
|A12||2||2||A13
|-
|[[#Power|+5v]]||3||3||D7
|-
|[[#Power|+9v]]||4||4||
|-
|[[#Key_Slot|SLOT]]||5||5||[[#Key_Slot|SLOT]]
|-
|0v||6||6||D0
|-
|0v||7||7||D1
|-
|[[#CPU_Clock|!CK]]||8||8||D2
|-
|A0||9||9||D6
|-
|A1||10||10||D5
|-
|A2||11||11||D3
|-
|A3||12||12||D4
|-
|[[#IO Request Signals|!IORQULA]]||13||13||!INT
|-
|0v||14||14||!NMI
|-
|[[#Video_Outputs|VIDEO]]||15||15||!HALT
|-
|[[#Video_Outputs|!Y]]||16||16||!MREQ
|-
|[[#Video_Outputs|V]]||17||17||!IORQ
|-
|[[#Video_Outputs|U]]||18||18||!RD
|-
|!BUSRQ||19||19||!WR
|-
|!RESET||20||20||[[#Power|-5v]]
|-
|A7||21||21||!WAIT
|-
|A6||22||22||[[#Power|+12v]]
|-
|A5||23||23||[[#Power|12v AC]]
|-
|A4||24||24||!M1
|-
|!ROMCS||25||25||RFSH
|-
|BUSACK||26||26||A8
|-
|A9||27||27||A10
|-
|A11||28||28||
|}
</div>
<!-- edge connector table ends -->
<!-- edge connector table ends -->
[[Category:Edge Connectors]]
[[Category:Hardware]]
[[Category:Spectrum]]
<!-- end of category list -->


The [[ZX Spectrum 16k/48k]] [[:category:Edge Connectors|expansion connector]] is a double sided card edge connector with a 0.1 inch spacing. The two rows of conductors are numbered from right to left looking into the rear of the computer.
The [[ZX Spectrum 16K/48K]] [[:category:Edge Connectors|expansion connector]] is a double sided card edge connector with a 0.1 inch spacing. The two rows of conductors are numbered from right to left looking into the rear of the computer.
One pair of conductors are missing as there is an [[#Key Slot|indexing slot]] cut out of the circuit board.
One pair of conductors are missing as there is an [[#Key Slot|indexing slot]] cut out of the circuit board.
The pinout is related to that used for the [[ZX80/81 Edge Connector|ZX80 and ZX81]], although extended and several signals relocated.  The [[ZX Printer]] is an example of an interface capable of attaching to both the ZX81 and ZX Spectrum.


==Notes on Connections==
==Notes on Connections==


====CPU Clock====
====CPU Clock====
The !CK signal, sometimes referred to as PHICPU is available on Lower Pin 8. This clock signal is generated by the [[The Spectrum ULA|ULA]] and is interrupted during [[contended memory]] access. This clock signal is inverted by a transistor switch to provide a clean clock edge for the Z80.
The {{overline|CK}} signal, sometimes referred to as PHICPU or &Phi;CPU is available on Lower Pin 8. This clock signal is generated by the [[The Spectrum ULA|ULA]] and is interrupted during [[contended memory]] access. This clock signal is inverted by a transistor switch to provide a clean clock edge for the Z80.


====IO Request Signals====
====IO Request Signals====
The !IORQ signal generated by the Z80 is connected to the !IOREQ input of the [[The Spectrum ULA|ULA]] via a series resistor allowing the !IOREQ pin to be pulled high by TR6 when the A0 address line is high. This has the effect of allowing the ULA to respond to an IO request only when A0 is low.
The {{overline|IORQ}} signal generated by the Z80 is connected to the {{overline|IOREQ}} input of the [[The Spectrum ULA|ULA]] via a series resistor allowing the {{overline|IOREQ}} pin to be pulled high by TR6 when the A0 address line is high. This has the effect of allowing the ULA to respond to an IO request only when A0 is low.


This combined !IORQ+A0 signal is connected to Lower Pin 13 and is referred to as !IORQULA or sometimes !IORQGE.
This combined {{overline|IORQ}}+A0 signal is connected to Lower Pin 13 and is referred to as {{overline|IORQULA}} or sometimes {{overline|IORQGE}}.


Some peripherals use this as an input to inhibit the ULA !IOREQ even when A0 is low thereby allowing the use of even numbered ports.
Some peripherals<sup>[Which?]</sup> use this as an input to inhibit the ULA {{overline|IOREQ}} even when A0 is low thereby allowing the use of even numbered ports.


====Key Slot====
====Key Slot====
Line 89: Line 25:
* Lower Pin 4 is connected to the +9 volt (nominal) DC supply from the ZX Spectrum PSU.
* Lower Pin 4 is connected to the +9 volt (nominal) DC supply from the ZX Spectrum PSU.
* Lower Pin 3 is connected to the smoothed +5 volt DC output of the internal 7805 regulator.
* Lower Pin 3 is connected to the smoothed +5 volt DC output of the internal 7805 regulator.
* Upper Pin 20 is connected to the -5 volt DC output of the internal power supply circuitry.
* Upper Pin 20 is connected to the −5 volt DC output of the internal power supply circuitry.
* Upper Pin 22 is connected to the +12 volt DC output of the internal power supply circuitry.
* Upper Pin 22 is connected to the +12 volt DC output of the internal power supply circuitry.
* Upper Pin 23 is connected to the oscillating voltage within the internal power supply circuitry. This is nominally 12 volts AC.
* Upper Pin 23 is connected to the oscillating voltage within the internal power supply circuitry. This is nominally 12 volts AC.
Line 97: Line 33:
* Lower Pin 15 provides the same composite video signal that is fed into the UHF modulator.
* Lower Pin 15 provides the same composite video signal that is fed into the UHF modulator.
* Lower pin 16 carries an inverted luminosity signal to use with the 'U' and 'V' colour difference signals provided on lower pins 18 and 17 respectively. All three signals are generated by the [[The Spectrum ULA|ULA]].
* Lower pin 16 carries an inverted luminosity signal to use with the 'U' and 'V' colour difference signals provided on lower pins 18 and 17 respectively. All three signals are generated by the [[The Spectrum ULA|ULA]].
===={{overline|RFSH}}====
The  {{overline|RFSH}} signal is '''not''' present on the ''issue 6A'' motherboard.
[[Category:Edge connectors]]
[[Category:Hardware]]
[[Category:Spectrum]]

Latest revision as of 22:25, 3 May 2015

Upper   Lower
A15 1 A14
A13 2 A12
D7 3 +5V
NC 4 +9V
SLOT 5 SLOT
D0 6 0V
D1 7 0V
D2 8 CK
D6 9 A0
D5 10 A1
D3 11 A2
D4 12 A3
INT 13 IORQULA
NMI 14 0V
HALT 15 VIDEO
MREQ 16 Y
IORQ 17 V
RD 18 U
WR 19 BUSRQ
−5V 20 RESET
WAIT 21 A7
+12V 22 A6
12V AC 23 A5
M1 24 A4
RFSH 25 ROMCS
A8 26 BUSACK
A10 27 A9
NC 28 A11

The ZX Spectrum 16K/48K expansion connector is a double sided card edge connector with a 0.1 inch spacing. The two rows of conductors are numbered from right to left looking into the rear of the computer. One pair of conductors are missing as there is an indexing slot cut out of the circuit board.

The pinout is related to that used for the ZX80 and ZX81, although extended and several signals relocated. The ZX Printer is an example of an interface capable of attaching to both the ZX81 and ZX Spectrum.

Notes on Connections

CPU Clock

The CK signal, sometimes referred to as PHICPU or ΦCPU is available on Lower Pin 8. This clock signal is generated by the ULA and is interrupted during contended memory access. This clock signal is inverted by a transistor switch to provide a clean clock edge for the Z80.

IO Request Signals

The IORQ signal generated by the Z80 is connected to the IOREQ input of the ULA via a series resistor allowing the IOREQ pin to be pulled high by TR6 when the A0 address line is high. This has the effect of allowing the ULA to respond to an IO request only when A0 is low.

This combined IORQ+A0 signal is connected to Lower Pin 13 and is referred to as IORQULA or sometimes IORQGE.

Some peripherals[Which?] use this as an input to inhibit the ULA IOREQ even when A0 is low thereby allowing the use of even numbered ports.

Key Slot

The key slot ensures correct alignment of a peripheral with the edge connector. This slot is the width of one conductor and lies between Pin 4 and Pin 6, i.e. Pin 5 does not exist.

Power

  • Lower Pin 4 is connected to the +9 volt (nominal) DC supply from the ZX Spectrum PSU.
  • Lower Pin 3 is connected to the smoothed +5 volt DC output of the internal 7805 regulator.
  • Upper Pin 20 is connected to the −5 volt DC output of the internal power supply circuitry.
  • Upper Pin 22 is connected to the +12 volt DC output of the internal power supply circuitry.
  • Upper Pin 23 is connected to the oscillating voltage within the internal power supply circuitry. This is nominally 12 volts AC.
  • Lower Pins 6, 7, and 14 are connected to the 0 volt rail.

Video Outputs

  • Lower Pin 15 provides the same composite video signal that is fed into the UHF modulator.
  • Lower pin 16 carries an inverted luminosity signal to use with the 'U' and 'V' colour difference signals provided on lower pins 18 and 17 respectively. All three signals are generated by the ULA.

RFSH

The RFSH signal is not present on the issue 6A motherboard.