ZX Spectrum 128 edge connector: Difference between revisions

From Sinclair Wiki
Jump to navigation Jump to search
m (Proper name of Spectrum 128)
m (Investronica → Investrónica)
Line 17: Line 17:
On the [[ZX Spectrum +2|+2]] the ULA clock pin is inverted by a NOT gate to generate the clock for the Z80. It is then inverted again by a second NOT gate to generate the edge connector {{overline|CK}}.
On the [[ZX Spectrum +2|+2]] the ULA clock pin is inverted by a NOT gate to generate the clock for the Z80. It is then inverted again by a second NOT gate to generate the edge connector {{overline|CK}}.


The {{overline|CK}} signal is '''NOT''' connected on the [[Investronica]] [[ZX Spectrum 128]].
The {{overline|CK}} signal is '''NOT''' connected on the [[Investrónica]] [[ZX Spectrum 128]].


===={{overline|IORQULA}}====
===={{overline|IORQULA}}====

Revision as of 02:05, 11 November 2015

Upper   Lower
A15 1 A14
A13 2 A12
D7 3 +5V
NC 4 +9V
SLOT 5 SLOT
D0 6 0V
D1 7 0V
D2 8 CK
D6 9 A0
D5 10 A1
D3 11 A2
D4 12 A3
INT 13 NC
NMI 14 0V
HALT 15 NC
MREQ 16 NC
IORQ 17 NC
RD 18 NC
WR 19 BUSRQ
−5V 20 RESET
WAIT 21 A7
+12V 22 A6
12V AC 23 A5
M1 24 A4
RFSH 25 ROMCS
A8 26 BUSACK
A10 27 A9
NC 28 A11

The ZX Spectrum 128 expansion connector is a double sided card edge connector with a 0.1 inch spacing. The two rows of conductors are numbered from right to left looking into the rear of the computer. One pair of conductors are missing as there is an indexing slot cut out of the circuit board.

The ZX Spectrum +2

The ZX Spectrum +2 uses the same pinout as the UK Spectrum 128 with the exception of Lower pin 13 which is connected to the IORQGE input.

Notes on Connections

CPU Clock

The CK signal, sometimes referred to as PHICPU or ΦCPU is available on Lower Pin 8. This clock signal is generated by the ULA and is interrupted during contended memory access.

On the UK 128 the ULA clock pin is connected directly to the edge connector and is inverted by TR3 to drive the Z80.

On the +2 the ULA clock pin is inverted by a NOT gate to generate the clock for the Z80. It is then inverted again by a second NOT gate to generate the edge connector CK.

The CK signal is NOT connected on the Investrónica ZX Spectrum 128.

IORQULA

Some schematics label Lower Pin 13 as IORQULA or IORQGA, however this pin is NOT connected on either the Investronica or Sinclair ZX Spectrum 128. It is connected on the ZX Spectrum +2.

Key Slot

The key slot ensures correct alignment of a peripheral with the edge connector. This slot is the width of one conductor and lies between Pin 4 and Pin 6, i.e. Pin 5 does not exist.

Power

  • Lower Pin 4 is connected to the +9 volt (nominal) DC supply from the ZX Spectrum PSU.
  • Lower Pin 3 is connected to the smoothed +5 volt DC output of the internal 7805 regulator.
  • Upper Pin 20 is connected to the −5 volt DC output of the internal power supply circuitry.
  • Upper Pin 22 is connected to the +12 volt DC output of the internal power supply circuitry.
  • Upper Pin 23 is connected to the oscillating voltage within the internal power supply circuitry. This is nominally 12 volts AC.
  • Lower Pins 6, 7, and 14 are connected to the 0 volt rail.

Removed Video Outputs

Unlike the ZX Spectrum 16K/48K the ZX Spectrum 128 ULA generates RGB and Bright video signals rather than intensity and colour difference signals. The Y, U, and V signals are therefore not available so the pins previously used for them are left unconnected. Additionally the composite video signal has been removed.