ZX Spectrum +2A/2B, +3/3B edge connector: Difference between revisions
Jump to navigation
Jump to search
(recat) |
|||
Line 8: | Line 8: | ||
====CPU Clock==== | ====CPU Clock==== | ||
The CKEXT signal is available on Lower Pin 8. The CPU clock signal is generated by the [[The Amstrad | The CKEXT signal is available on Lower Pin 8. The CPU clock signal is generated by the [[The Amstrad gate array|gate array]] (IC1) and is interrupted during [[contended memory]] access. This clock signal is fed into the Z80 via a series resistor. The CKEXT signal is inverted in relation to the CPU clock as it has been passed through a NOT gate. | ||
====Key Slot==== | ====Key Slot==== |