Difference between revisions of "ZX80/81 edge connector"

From SinclairFAQ
Jump to: navigation, search
(Created page with "Category:Edge Connectors Category:Hardware <!-- end of category list --> {{Template:ZX80/81_edge_connector|D7′|[[#Chip_Select|{{overline|RAMCS}}&prime...")
 
m (Chip Select)
 
(6 intermediate revisions by 2 users not shown)
Line 1: Line 1:
[[Category:Edge Connectors]]
+
{{Template:ZX80/81 edge connector|[[#Data Bus|D7′]]|[[#Chip Select|{{overline|RAMCS′}}]]|[[#Key Slot|SLOT]]|[[#Data Bus|D0′]]|[[#Data Bus|D1′]]|[[#Data Bus|D2′]]|[[#Data Bus|D6′]]|[[#Data Bus|D5′]]|[[#Data Bus|D3′]]|[[#Data Bus|D4′]]|{{overline|INT}}|{{overline|NMI}}|{{overline|HALT}}|{{overline|MREQ}}|{{overline|IORQ}}|{{overline|RD}}|{{overline|WR}}|{{overline|BUSAK}}|{{overline|WAIT}}|{{overline|BUSRQ}}|{{overline|RESET}}|{{overline|M1}}|{{overline|RFSH}}|[[#Power|+5{{small|V}}]]|[[#Power|+9{{small|V}}]]|[[#Key Slot|SLOT]]|0{{small|V}}|0{{small|V}}|[[#CPU Clock|{{overline|Φ}}]]|A0|A1|A2|A3|A15|A14|A13|A12|A11|A10|A9|A8|A7|A6|A5|A4|[[#Chip Select|{{overline|ROMCS′}}]]}}
[[Category:Hardware]]
 
<!-- end of category list -->
 
{{Template:ZX80/81_edge_connector|[[#Data_Bus|D7&prime;]]|[[#Chip_Select|{{overline|RAMCS}}&prime;]]|[[#Key_Slot|SLOT]]|[[#Data_Bus|D0&prime;]]|[[#Data_Bus|D1&prime;]]|[[#Data_Bus|D2&prime;]]|[[#Data_Bus|D6&prime;]]|[[#Data_Bus|D5&prime;]]|[[#Data_Bus|D3&prime;]]|[[#Data_Bus|D4&prime;]]|{{overline|INT}}|{{overline|NMI}}|{{overline|HALT}}|{{overline|MREQ}}|{{overline|IORQ}}|{{overline|RD}}|{{overline|WR}}|{{overline|BUSAK}}|{{overline|WAIT}}|{{overline|BUSRQ}}|{{overline|RESET}}|{{overline|M1}}|{{overline|RFSH}}|[[#Power|+5v]]|[[#Power|+9v]]|[[#Key_Slot|SLOT]]|0v|0v|[[#CPU_Clock|{{overline|&Phi;}}]]|A0|A1|A2|A3|A15|A14|A13|A12|A11|A10|A9|A8|A7|A6|A5|A4|[[#Chip_Select|{{overline|ROMCS}}&prime;]]}}
 
 
<!-- edge connector table ends -->
 
<!-- edge connector table ends -->
  
Line 14: Line 11:
  
 
====Chip Select====
 
====Chip Select====
{{overline|RAMCS}}&prime; and {{overline|ROMCS}}&prime; are connected directly to the ROM and RAM chip select inputs. They are connected to the computer's logic via series resistors so that their value can be overridden by an external peripheral which is denoted by the prime symbol.
+
{{overline|RAMCS′}} and {{overline|ROMCS′}} are connected directly to the ROM and RAM chip select inputs. They are connected to the computer's logic via series resistors so that their value can be overridden by an external peripheral which is denoted by the prime symbol.
 +
 
 +
The {{overline|ROMCS′}} signal is only present on the ZX81. On the ZX80 this pin is '''NOT''' connected.
  
 
====CPU Clock====
 
====CPU Clock====
The {{overline|&Phi;}} signal is available on Lower Pin 6. This clock signal is inverted to provide the clock for the Z80.
+
The {{overline|Φ}} signal is available on Lower Pin 6. This clock signal is inverted to provide the clock for the Z80.
  
 
====Key Slot====
 
====Key Slot====
Line 25: Line 24:
 
* Lower Pin 1 is connected to the smoothed +5 volt DC output of the internal 7805 regulator.
 
* Lower Pin 1 is connected to the smoothed +5 volt DC output of the internal 7805 regulator.
 
* Lower Pin 2 is connected to the +9 volt (nominal) unregulated DC power supply.
 
* Lower Pin 2 is connected to the +9 volt (nominal) unregulated DC power supply.
 +
 +
[[Category:Edge connectors]]
 +
[[Category:Hardware]]

Latest revision as of 16:29, 17 November 2017

Upper   Lower
D7′ 1 +5V
RAMCS′ 2 +9V
SLOT 3 SLOT
D0′ 4 0V
D1′ 5 0V
D2′ 6 Φ
D6′ 7 A0
D5′ 8 A1
D3′ 9 A2
D4′ 10 A3
INT 11 A15
NMI 12 A14
HALT 13 A13
MREQ 14 A12
IORQ 15 A11
RD 16 A10
WR 17 A9
BUSAK 18 A8
WAIT 19 A7
BUSRQ 20 A6
RESET 21 A5
M1 22 A4
RFSH 23 ROMCS′

The Sinclair ZX80 and ZX81 expansion ports use a double sided card edge connector with a 0.1 inch spacing. The two rows of conductors are numbered from right to left looking into the rear of the computer. One pair of conductors are missing as there is an indexing slot cut out of the circuit board.


Notes on Connections

Data Bus

The data bus signals presented on the edge connector are connected to the RAM and ROM ICs which are separated from the CPU by series resistors. This is denoted by the addition of the prime symbol.

Chip Select

RAMCS′ and ROMCS′ are connected directly to the ROM and RAM chip select inputs. They are connected to the computer's logic via series resistors so that their value can be overridden by an external peripheral which is denoted by the prime symbol.

The ROMCS′ signal is only present on the ZX81. On the ZX80 this pin is NOT connected.

CPU Clock

The Φ signal is available on Lower Pin 6. This clock signal is inverted to provide the clock for the Z80.

Key Slot

The key slot ensures correct alignment of a peripheral with the edge connector. This slot is the width of one conductor and lies between Pin 2 and Pin 4, i.e. Pin 3 does not exist.

Power

  • Lower Pin 1 is connected to the smoothed +5 volt DC output of the internal 7805 regulator.
  • Lower Pin 2 is connected to the +9 volt (nominal) unregulated DC power supply.